Tanlock loop noise reduction using an optimised phase detector

Omar Al-Kharji Al-Ali, Nader Anani, Mahmoud Al-Qutayri, Saleh Al-Araji

Research output: Contribution to journalArticlepeer-review


This article proposes a time-delay digital tanlock loop (TDTL), which uses a new phase detector (PD) design that is optimised for noise reduction making it amenable for applications that require wide lock range without sacrificing the level of noise immunity. The proposed system uses an improved phase detector design which uses two phase detectors; one PD is used to optimise the noise immunity whilst the other is used to control the acquisition time of the TDTL system. Using the modified phase detector it is possible to reduce the second-and higher-order harmonics by at least 50% compared with the conventional TDTL system. The proposed system was simulated and tested using MATLAB/Simulink using frequency step inputs and inputs corrupted with varying levels of harmonic distortion. A hardware prototype of the system was implemented using a field programmable gate array (FPGA). The practical and simulation results indicate considerable improvement in the noise performance of the proposed system over the conventional TDTL architecture.

Original languageBritish English
Pages (from-to)746-761
Number of pages16
JournalInternational Journal of Electronics
Issue number6
StatePublished - 1 Jun 2013


  • noise reduction
  • phase detector
  • TDTL
  • wide lock range


Dive into the research topics of 'Tanlock loop noise reduction using an optimised phase detector'. Together they form a unique fingerprint.

Cite this