Novel high-radix residue number system multipliers and adders

V. Paliouras; T. Stouraitis

Novel high-radix residue number system multipliers and adders

V. Paliouras, T. Stouraitis

Electrical Engineering

University of Patras

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

17 Scopus citations

Abstract

Radix-r modulo rⁿ multipliers and adders are introduced in this paper. The proposed architectures are shown to require several times less area than previously reported architectures, for particular moduli of operation. The proposed architectures are preferable in an area-time sense for several cases. The complexity reduction is achieved by extending the carry-ignore property of modulo 2ⁿ operations to radices higher than 2, but not powers of 2. Detailed hardware complexity models are offered.

Original language	British English
Title of host publication	Proceedings - IEEE International Symposium on Circuits and Systems
Pages	I-451 - I-454
State	Published - 1999
Event	Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA Duration: 30 May 1999 → 2 Jun 1999

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	1
ISSN (Print)	0271-4310

Conference

Conference	Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99
City	Orlando, FL, USA
Period	30/05/99 → 2/06/99

Cite this

@inproceedings{0b3c8572f25a4928a84231770816b07b,

title = "Novel high-radix residue number system multipliers and adders",

abstract = "Radix-r modulo rn multipliers and adders are introduced in this paper. The proposed architectures are shown to require several times less area than previously reported architectures, for particular moduli of operation. The proposed architectures are preferable in an area-time sense for several cases. The complexity reduction is achieved by extending the carry-ignore property of modulo 2n operations to radices higher than 2, but not powers of 2. Detailed hardware complexity models are offered.",

author = "V. Paliouras and T. Stouraitis",

year = "1999",

language = "British English",

isbn = "0780354729",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

pages = "I--451 -- I--454",

booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

note = "Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 ; Conference date: 30-05-1999 Through 02-06-1999",

}

Paliouras, V & Stouraitis, T 1999, Novel high-radix residue number system multipliers and adders. in Proceedings - IEEE International Symposium on Circuits and Systems. Proceedings - IEEE International Symposium on Circuits and Systems, vol. 1, pp. I-451 - I-454, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99, Orlando, FL, USA, 30/05/99.

TY - GEN

T1 - Novel high-radix residue number system multipliers and adders

AU - Paliouras, V.

AU - Stouraitis, T.

PY - 1999

Y1 - 1999

N2 - Radix-r modulo rn multipliers and adders are introduced in this paper. The proposed architectures are shown to require several times less area than previously reported architectures, for particular moduli of operation. The proposed architectures are preferable in an area-time sense for several cases. The complexity reduction is achieved by extending the carry-ignore property of modulo 2n operations to radices higher than 2, but not powers of 2. Detailed hardware complexity models are offered.

AB - Radix-r modulo rn multipliers and adders are introduced in this paper. The proposed architectures are shown to require several times less area than previously reported architectures, for particular moduli of operation. The proposed architectures are preferable in an area-time sense for several cases. The complexity reduction is achieved by extending the carry-ignore property of modulo 2n operations to radices higher than 2, but not powers of 2. Detailed hardware complexity models are offered.

UR - http://www.scopus.com/inward/record.url?scp=0003056934&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0003056934

SN - 0780354729

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - I-451 - I-454

BT - Proceedings - IEEE International Symposium on Circuits and Systems

T2 - Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99

Y2 - 30 May 1999 through 2 June 1999

ER -

Novel high-radix residue number system multipliers and adders

Abstract

Publication series

Conference

Other files and links

Fingerprint

Cite this