Nonuniform sampling digital PLL with fast error correction technique

Abdallah Al-Zaabi, Mahmoud Al-Qutayri, Saleh Al-Araji

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

A non-uniform sampling Time Delay Digital Tanlock Loop with an enhanced frequency acquisition performance is proposed in this work. An error detection circuitry is utilized to adjust the loop gain before the system goes out of the locking range. The process is controlled by a finite state machine. Through this adaptive process, the system can efficiently overcome frequency disturbances that may cause the loop to go out of lock. The performance of the proposed system under noise free conditions has been investigated by analysis and computer simulation. It is shown that the new developed loop can offer rapid acquisition and good tracking performance over a wide locking range.

Original languageBritish English
Title of host publicationProceedings of the IEEE International Conference on Electronics, Circuits, and Systems
DOIs
StatePublished - 2005
Event12th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2005 - Gammarth, Tunisia
Duration: 11 Dec 200514 Dec 2005

Publication series

NameProceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Conference

Conference12th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2005
Country/TerritoryTunisia
CityGammarth
Period11/12/0514/12/05

Fingerprint

Dive into the research topics of 'Nonuniform sampling digital PLL with fast error correction technique'. Together they form a unique fingerprint.

Cite this