New power-of-2 RNS scaling scheme for cell-based IC design

Uwe Meyer-Bäse; Thanos Stouraitis

doi:10.1109/TVLSI.2003.810799

New power-of-2 RNS scaling scheme for cell-based IC design

Uwe Meyer-Bäse, Thanos Stouraitis

Electrical Engineering

Florida State University

Research output: Contribution to journal › Article › peer-review

21 Scopus citations

Abstract

A new scaling approach, which allows faster and more efficient schemes is discussed. The scaling uses only residue number system (RNS) operations within the small word length channels. The proposed scheme is verified to lead to faster and smaller designs for odd moduli and up to 16-bit dynamic range.

Original language	British English
Pages (from-to)	280-283
Number of pages	4
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	11
Issue number	2
DOIs	https://doi.org/10.1109/TVLSI.2003.810799
State	Published - Apr 2003

Keywords

Application-specified integrated circuit (ASIC) synthesis
Cell-based integrated circuit (CBIC) design
Residue number system (RNS)
Scaling

Access to Document

10.1109/TVLSI.2003.810799

Cite this

@article{a819291409be40c290457d009c6f974a,

title = "New power-of-2 RNS scaling scheme for cell-based IC design",

abstract = "A new scaling approach, which allows faster and more efficient schemes is discussed. The scaling uses only residue number system (RNS) operations within the small word length channels. The proposed scheme is verified to lead to faster and smaller designs for odd moduli and up to 16-bit dynamic range.",

keywords = "Application-specified integrated circuit (ASIC) synthesis, Cell-based integrated circuit (CBIC) design, Residue number system (RNS), Scaling",

author = "Uwe Meyer-B{\"a}se and Thanos Stouraitis",

year = "2003",

month = apr,

doi = "10.1109/TVLSI.2003.810799",

language = "British English",

volume = "11",

pages = "280--283",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - New power-of-2 RNS scaling scheme for cell-based IC design

AU - Meyer-Bäse, Uwe

AU - Stouraitis, Thanos

PY - 2003/4

Y1 - 2003/4

N2 - A new scaling approach, which allows faster and more efficient schemes is discussed. The scaling uses only residue number system (RNS) operations within the small word length channels. The proposed scheme is verified to lead to faster and smaller designs for odd moduli and up to 16-bit dynamic range.

AB - A new scaling approach, which allows faster and more efficient schemes is discussed. The scaling uses only residue number system (RNS) operations within the small word length channels. The proposed scheme is verified to lead to faster and smaller designs for odd moduli and up to 16-bit dynamic range.

KW - Application-specified integrated circuit (ASIC) synthesis

KW - Cell-based integrated circuit (CBIC) design

KW - Residue number system (RNS)

KW - Scaling

UR - http://www.scopus.com/inward/record.url?scp=0042769405&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2003.810799

DO - 10.1109/TVLSI.2003.810799

M3 - Article

AN - SCOPUS:0042769405

SN - 1063-8210

VL - 11

SP - 280

EP - 283

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 2

ER -

New power-of-2 RNS scaling scheme for cell-based IC design

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this