Modeling and analysis of interrupt disable-enable scheme

K. Salah, K. Elbadawi

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

System performance of Gigabit network hosts can severely be degraded due to interrupt overhead caused by heavy incoming traffic. One of the most popular solutions to mitigate such overhead is interrupt disabling and then enabling. In this solution, interrupt overhead is significantly reduced by disabling interrupts and only re-enabling them after processing all queued packets. In this paper we investigate analytically the performance of the scheme of interrupt disabling and enabling and compare it with normal interruption and interrupt coalescing. The system performance is analyzed and compared in terms of throughput, latency, and CPU availability for user applications.

Original languageBritish English
Title of host publicationProceedings - 21st International Conference on Advanced Information Networking and Applications, AINA 2007
Pages1000-1005
Number of pages6
DOIs
StatePublished - 2007
Event21st International Conference on Advanced Information Networking and Applications, AINA 2007 - Niagara Falls, ON, Canada
Duration: 21 May 200723 May 2007

Publication series

NameProceedings - International Conference on Advanced Information Networking and Applications, AINA
ISSN (Print)1550-445X

Conference

Conference21st International Conference on Advanced Information Networking and Applications, AINA 2007
Country/TerritoryCanada
CityNiagara Falls, ON
Period21/05/0723/05/07

Fingerprint

Dive into the research topics of 'Modeling and analysis of interrupt disable-enable scheme'. Together they form a unique fingerprint.

Cite this