Inductor-less, 10Gb/s limiter with 10mV sensitivity and offset/temperature compensation in baseline CMOS18

Mihai A.T. Sanduleanu, Eduard Stikvoort

Research output: Contribution to journalConference articlepeer-review

8 Scopus citations

Abstract

The paper presents an inductor-less 10Gb/s limiting amplifier with offset and temperature compensation for high-speed data communications realized in a baseline CMOS process. For achieving the sensitivity required in long-haul applications (SONET/SDH) a new technique described as slew-boosting is introduced. A balanced integrator circuit amplifies the offset from the output and feeds back a correct signal at the input for the offset compensation. The limiter has been implemented in the standard CMOS18 process. The measured sensitivity of the circuit is 10mV@10GB/s. The circuit can work up to 12Gb/s with reduced performance. At 10Gb/s and 10 mV input, the output amplitude is 300mV with 2.5ps jitter-rms and rise/fall times of 17 ps. The active area of the circuit without bonding pads is 0.8×0.5mm2 and the power consumption is 144mW from a 1.8V supply voltage at room temperature.

Original languageBritish English
Article number1257095
Pages (from-to)153-156
Number of pages4
JournalEuropean Solid-State Circuits Conference
DOIs
StatePublished - 2003
Event29th European Solid-State Circuits Conference, ESSCIRC 2003 - Estoril, Portugal
Duration: 16 Sep 200318 Sep 2003

Fingerprint

Dive into the research topics of 'Inductor-less, 10Gb/s limiter with 10mV sensitivity and offset/temperature compensation in baseline CMOS18'. Together they form a unique fingerprint.

Cite this