Abstract
In this paper, a first order TDTL system is designed, simulated and implemented on a reconfigurable FPGA system. Initially the loop was designed and simulated using Matlab/Simulink. Subsequently some novel modifications were introduced to the TDTL in order to allow an optimized reconfigurable implementation, which eases the design process and allows for dynamic parameter and design modifications. The reconfigurable TDTL was tested in real time conditions under the same operating conditions of the simulated loop. Comparison between the simulated and real time results indicate a high degree of correlation, making the loop attractive for various practical applications.
Original language | British English |
---|---|
Article number | 14 |
Pages (from-to) | 110-117 |
Number of pages | 8 |
Journal | Proceedings of SPIE - The International Society for Optical Engineering |
Volume | 5649 |
Issue number | PART 1 |
DOIs | |
State | Published - 2005 |
Event | Smart Structures, Devices, and Systems II - Sydney, Australia Duration: 13 Dec 2004 → 15 Dec 2004 |
Keywords
- Digital tanlock loop
- Real-time
- Reconfigurable
- Time delay