Image processing system with multiple DSPs

L. de Sá; J. Dias; V. Silva

doi:10.1016/0165-6074(89)90170-1

Image processing system with multiple DSPs

L. de Sá, J. Dias, V. Silva

Electrical Engineering

University of Coimbra

Research output: Contribution to journal › Article › peer-review

Abstract

An image processing system is described using digital signal processors to perform pixel level data processing at maximum speed. The system is based on the VMEbus and consists on a number of modules working under the control of a host computer. Images are digitized by an acquisition module and transmitted to several processing modules by an interconnecting video bus. Each processing module operates on a region of the image implementing in this way a SIMD computing architecture. Finally an image acquisition and processing module is discussed which is being developed around a very recent 32-bit signal processor.

Original language	British English
Pages (from-to)	41-46
Number of pages	6
Journal	Microprocessing and Microprogramming
Volume	25
Issue number	1-5
DOIs	https://doi.org/10.1016/0165-6074(89)90170-1
State	Published - Jan 1989

Access to Document

10.1016/0165-6074(89)90170-1

Cite this

@article{63374247c1634ca5ac56a02ccbfbcf5b,

title = "Image processing system with multiple DSPs",

abstract = "An image processing system is described using digital signal processors to perform pixel level data processing at maximum speed. The system is based on the VMEbus and consists on a number of modules working under the control of a host computer. Images are digitized by an acquisition module and transmitted to several processing modules by an interconnecting video bus. Each processing module operates on a region of the image implementing in this way a SIMD computing architecture. Finally an image acquisition and processing module is discussed which is being developed around a very recent 32-bit signal processor.",

author = "{de S{\'a}}, L. and J. Dias and V. Silva",

year = "1989",

month = jan,

doi = "10.1016/0165-6074(89)90170-1",

language = "British English",

volume = "25",

pages = "41--46",

journal = "Microprocessing and Microprogramming",

issn = "0165-6074",

publisher = "Elsevier B.V.",

number = "1-5",

}

TY - JOUR

T1 - Image processing system with multiple DSPs

AU - de Sá, L.

AU - Dias, J.

AU - Silva, V.

PY - 1989/1

Y1 - 1989/1

N2 - An image processing system is described using digital signal processors to perform pixel level data processing at maximum speed. The system is based on the VMEbus and consists on a number of modules working under the control of a host computer. Images are digitized by an acquisition module and transmitted to several processing modules by an interconnecting video bus. Each processing module operates on a region of the image implementing in this way a SIMD computing architecture. Finally an image acquisition and processing module is discussed which is being developed around a very recent 32-bit signal processor.

AB - An image processing system is described using digital signal processors to perform pixel level data processing at maximum speed. The system is based on the VMEbus and consists on a number of modules working under the control of a host computer. Images are digitized by an acquisition module and transmitted to several processing modules by an interconnecting video bus. Each processing module operates on a region of the image implementing in this way a SIMD computing architecture. Finally an image acquisition and processing module is discussed which is being developed around a very recent 32-bit signal processor.

UR - http://www.scopus.com/inward/record.url?scp=0024301342&partnerID=8YFLogxK

U2 - 10.1016/0165-6074(89)90170-1

DO - 10.1016/0165-6074(89)90170-1

M3 - Article

AN - SCOPUS:0024301342

SN - 0165-6074

VL - 25

SP - 41

EP - 46

JO - Microprocessing and Microprogramming

JF - Microprocessing and Microprogramming

IS - 1-5

ER -

Image processing system with multiple DSPs

Abstract

Access to Document

Other files and links

Fingerprint

Cite this