@inproceedings{2999b05e76ca4c8e8bf094202aff79db,
title = "High level analysis of trade-offs across different partitioning schemes for wireless applications",
abstract = "With the advent of heterogeneous MPSoC (Multi-Processors System-on-Chip) implementations of wireless applications, system partitioning and mapping has become a key challenge. To achieve efficient designs, system partitioning should simultaneously consider application characteristics, architecture constraints and physical design costs. It is also important to analyze the impact of partitioning on the system's area, energy and performance, as early as possible in the design flow. In this paper, we analyze the impact of different partitioning schemes for lattice reduction based MIMO detector. We show the trade-offs due to different partitioning schemes on area, energy and data parallelization factor for a given performance target for different number of processors. We carry out analysis based on high level estimates derived from the application and a set of characterized datapath and memory primitives for a template based architecture.",
keywords = "Complexity Analysis, MIMO, MP-SoC, Partitioning",
author = "P. Agrawal and R. Fasthuber and P. Raghavan and {Vander Aa}, T. and U. Ahmad and {Van Der Perre}, L. and F. Catthoor",
year = "2011",
doi = "10.1109/SiPS.2011.6088967",
language = "British English",
isbn = "9781457719219",
series = "2011 IEEE Workshop on Signal Processing Systems, SiPS 2011, Proceedings",
publisher = "IEEE Computer Society",
pages = "156--162",
booktitle = "2011 IEEE Workshop on Signal Processing Systems, SiPS 2011, Proceedings",
address = "United States",
note = "2011 IEEE Workshop on Signal Processing Systems, SiPS 2011 ; Conference date: 04-10-2011 Through 07-10-2011",
}