Abstract
The logarithmic number System (LNS) supports high-speed, high-precision arithmetic. It is envisioned as a possible arithmetic coprocessor attachment to a floating-point (FLP) processor. An error analysis of an FLP to LNS encoder is presented. Analytic expressions for the probability density function of the encoding error are derived for a number of cases, according to the memory word lengths used for the encoding. Simulation was employed to verify the theoretical results.
Original language | British English |
---|---|
Pages (from-to) | 858-863 |
Number of pages | 6 |
Journal | IEEE Transactions on Computers |
Volume | 37 |
Issue number | 7 |
DOIs | |
State | Published - Jul 1988 |
Keywords
- Error analysis
- floating-point to LNS encoder
- logarith mic number system