Efficient algorithms and VLSI architectures for trigonometric functions in the logarithmic number system based on the subtraction function

E. N. Malamas, V. Paliouras, T. Stouraitis

Research output: Contribution to conferencePaperpeer-review

2 Scopus citations

Abstract

In this paper, algorithms and architectures for the evaluation of trigonometric functions in the Logarithmic Number System (LNS) are described. A novel algorithm for the computation of the LNS cosine, based on the subtraction function, is presented and extended to compute all trigonometric functions. The proposed algorithms show a major advantage over other methods in terms of memory requirements (up to 94% improvement as opposed to direct polynomial approximation) and computational speed. A hardware implementation of an elementary LNS trigonometric processor with 12-bit accuracy is also presented, to illustrate the feasibility of extending the LNS processors to include trigonometric functions.

Original languageBritish English
Pages964-967
Number of pages4
StatePublished - 1996
EventProceedings of the 1996 3rd IEEE International Conference on Electronics, Circuits, and Systems, ICECS. Part 2 (of 2) - Rodos, Greece
Duration: 13 Oct 199616 Oct 1996

Conference

ConferenceProceedings of the 1996 3rd IEEE International Conference on Electronics, Circuits, and Systems, ICECS. Part 2 (of 2)
CityRodos, Greece
Period13/10/9616/10/96

Fingerprint

Dive into the research topics of 'Efficient algorithms and VLSI architectures for trigonometric functions in the logarithmic number system based on the subtraction function'. Together they form a unique fingerprint.

Cite this