Effect of gate pulse variation on the performance of fifteen-level cascaded H-bridge voltage source inverter

Tuka Al-Hanai; Thuraya Al-Hanaei; Sreenivasappa B. Veeranna; Abdul R. Beig

doi:10.1109/IEEEGCC.2011.5752628

Effect of gate pulse variation on the performance of fifteen-level cascaded H-bridge voltage source inverter

Tuka Al-Hanai
, Thuraya Al-Hanaei
, Sreenivasappa B. Veeranna
, Abdul R. Beig

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

2 Scopus citations

Abstract

This paper proposes a fifteen level H-Bridge cascaded multilevel inverter with fundamental frequency switching for low power applications such as solar powered power supplies, battery powered standby power supplies. The effect of the variation of gate pulse on the performance of the inverter for different conditions of gate pulse variation is studied and simulation results are presented. Experimental implementation of gate pulse generation on a low cost FPGA is presented. The results presented in this paper are useful in designing the inverter, determining the control range of the inverter for the reliable and stable closed loop and fault tolerant operation of the inverter.

Original language	British English
Title of host publication	2011 IEEE GCC Conference and Exhibition, GCC
Pages	85-88
Number of pages	4
DOIs	https://doi.org/10.1109/IEEEGCC.2011.5752628
State	Published - 2011
Event	2011 IEEE GCC Conference and Exhibition, GCC 2011 - Dubai, United Arab Emirates Duration: 19 Feb 2011 → 22 Feb 2011

Publication series

Name	2011 IEEE GCC Conference and Exhibition, GCC 2011

Conference

Conference	2011 IEEE GCC Conference and Exhibition, GCC 2011
Country/Territory	United Arab Emirates
City	Dubai
Period	19/02/11 → 22/02/11

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

SDG 7 Affordable and Clean Energy

Keywords

Cascade H-Bridge inverter
THD
voltage source inverter

Access to Document

10.1109/IEEEGCC.2011.5752628

OpenUrl availability

Full text

Cite this

@inproceedings{712451d0267840e8813b2a3397c2d752,

title = "Effect of gate pulse variation on the performance of fifteen-level cascaded H-bridge voltage source inverter",

abstract = "This paper proposes a fifteen level H-Bridge cascaded multilevel inverter with fundamental frequency switching for low power applications such as solar powered power supplies, battery powered standby power supplies. The effect of the variation of gate pulse on the performance of the inverter for different conditions of gate pulse variation is studied and simulation results are presented. Experimental implementation of gate pulse generation on a low cost FPGA is presented. The results presented in this paper are useful in designing the inverter, determining the control range of the inverter for the reliable and stable closed loop and fault tolerant operation of the inverter.",

keywords = "Cascade H-Bridge inverter, THD, voltage source inverter",

author = "Tuka Al-Hanai and Thuraya Al-Hanaei and Veeranna, \{Sreenivasappa B.\} and Beig, \{Abdul R.\}",

year = "2011",

doi = "10.1109/IEEEGCC.2011.5752628",

language = "British English",

isbn = "9781612841199",

series = "2011 IEEE GCC Conference and Exhibition, GCC 2011",

pages = "85--88",

booktitle = "2011 IEEE GCC Conference and Exhibition, GCC",

note = "2011 IEEE GCC Conference and Exhibition, GCC 2011 ; Conference date: 19-02-2011 Through 22-02-2011",

}

Al-Hanai, T, Al-Hanaei, T, Veeranna, SB & Beig, AR 2011, Effect of gate pulse variation on the performance of fifteen-level cascaded H-bridge voltage source inverter. in 2011 IEEE GCC Conference and Exhibition, GCC., 5752628, 2011 IEEE GCC Conference and Exhibition, GCC 2011, pp. 85-88, 2011 IEEE GCC Conference and Exhibition, GCC 2011, Dubai, United Arab Emirates, 19/02/11. https://doi.org/10.1109/IEEEGCC.2011.5752628

Effect of gate pulse variation on the performance of fifteen-level cascaded H-bridge voltage source inverter. / Al-Hanai, Tuka; Al-Hanaei, Thuraya; Veeranna, Sreenivasappa B. et al.
2011 IEEE GCC Conference and Exhibition, GCC. 2011. p. 85-88 5752628 (2011 IEEE GCC Conference and Exhibition, GCC 2011).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Effect of gate pulse variation on the performance of fifteen-level cascaded H-bridge voltage source inverter

AU - Al-Hanai, Tuka

AU - Al-Hanaei, Thuraya

AU - Veeranna, Sreenivasappa B.

AU - Beig, Abdul R.

PY - 2011

Y1 - 2011

N2 - This paper proposes a fifteen level H-Bridge cascaded multilevel inverter with fundamental frequency switching for low power applications such as solar powered power supplies, battery powered standby power supplies. The effect of the variation of gate pulse on the performance of the inverter for different conditions of gate pulse variation is studied and simulation results are presented. Experimental implementation of gate pulse generation on a low cost FPGA is presented. The results presented in this paper are useful in designing the inverter, determining the control range of the inverter for the reliable and stable closed loop and fault tolerant operation of the inverter.

AB - This paper proposes a fifteen level H-Bridge cascaded multilevel inverter with fundamental frequency switching for low power applications such as solar powered power supplies, battery powered standby power supplies. The effect of the variation of gate pulse on the performance of the inverter for different conditions of gate pulse variation is studied and simulation results are presented. Experimental implementation of gate pulse generation on a low cost FPGA is presented. The results presented in this paper are useful in designing the inverter, determining the control range of the inverter for the reliable and stable closed loop and fault tolerant operation of the inverter.

KW - Cascade H-Bridge inverter

KW - THD

KW - voltage source inverter

UR - https://www.scopus.com/pages/publications/79957994985

U2 - 10.1109/IEEEGCC.2011.5752628

DO - 10.1109/IEEEGCC.2011.5752628

M3 - Conference contribution

AN - SCOPUS:79957994985

SN - 9781612841199

T3 - 2011 IEEE GCC Conference and Exhibition, GCC 2011

SP - 85

EP - 88

BT - 2011 IEEE GCC Conference and Exhibition, GCC

T2 - 2011 IEEE GCC Conference and Exhibition, GCC 2011

Y2 - 19 February 2011 through 22 February 2011

ER -

Effect of gate pulse variation on the performance of fifteen-level cascaded H-bridge voltage source inverter

Abstract

Publication series

Conference

UN SDGs

Keywords

Access to Document

OpenUrl availability

Other files and links

Fingerprint

Cite this