Dual-mode VLSI array for polynomial multiplication using residue arithmetic

Zarir B. Sarkari, Alexander Skavantzos, Thanos Stouraitis

Research output: Contribution to journalConference articlepeer-review


The authors introduce a two-mode processing element for VLSI processor arrays. It forms the core of a nine-element building block which attempts to overcome the communication bottleneck and to enhance the reliability of the systolic architecture. The potential of the proposed VLSI computing structure has been demonstrated by the implementation of a mapping algorithm for polynomial multiplication utilizating the residue arithmetic philosophy. It is concluded that the proposed architecture offers an attractive medium for implementing a wide spectrum of matrix-VLSI algorithms. The power of the modular configuration comes from the fact that the interconnection pattern is regular and the dual-mode switchable central processing element allows the structure to be reconfigured in accordance with the algorithm to be mapped on it, or vice versa.

Original languageBritish English
Pages (from-to)634-638
Number of pages5
JournalConference Proceedings - IEEE SOUTHEASTCON
StatePublished - 1989
EventEnergy and Information Technologies in the Southeast - Columbia, SC, USA
Duration: 9 Apr 198912 Apr 1989


Dive into the research topics of 'Dual-mode VLSI array for polynomial multiplication using residue arithmetic'. Together they form a unique fingerprint.

Cite this