DC-Offset rejection approaches for single-phase frequency-locked loop

Abdullahi Bamigbade, Vinod Khadkikar

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

Frequency-fixed implementation of a single-phase frequency-locked loop (FLL) has been reported to enhance the FLL's dynamic performance when the supply voltage is sinusoidal or harmonically distorted. However, when dc-offset is present in the supply voltage, a dc-offset rejection (DC-OR) stage is usually incorporated in the FLL implementation. How the DC-OR stage affects the FLL's dynamic performance is one gap that exists in the literature. Consequently, this paper focuses on evaluating the effect of the DC-OR stage on the FLL's performance by coupling and decoupling the DC-OR stage and the FLL. Decoupling is achieved by fixing the frequency of the DC-OR stage at the supply voltage's nominal frequency. However, this introduces a phase-offset error at the FLL output when the supply voltage experiences a frequency deviation. To address this issue, a phase-offset compensation approach is developed. Through experimental studies, accuracy of the phase-offset compensation approach is verified. Furthermore, it is shown that farther the point of decoupling and the FLL output, faster is the FLL response. Therefore, a frequency-adaptive FLL can achieve faster response than its frequency-fixed counterpart when the effect of dc-offset rejection stage is considered.

Original languageBritish English
Title of host publication9th IEEE International Conference on Power Electronics, Drives and Energy Systems, PEDES 2020
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728156729
DOIs
StatePublished - 16 Dec 2020
Event9th IEEE International Conference on Power Electronics, Drives and Energy Systems, PEDES 2020 - Jaipur, India
Duration: 16 Dec 202019 Dec 2020

Publication series

Name9th IEEE International Conference on Power Electronics, Drives and Energy Systems, PEDES 2020

Conference

Conference9th IEEE International Conference on Power Electronics, Drives and Energy Systems, PEDES 2020
Country/TerritoryIndia
CityJaipur
Period16/12/2019/12/20

Keywords

  • Dc-offset
  • Frequency locked-loop (FLL)
  • Frequency-fixed
  • Phase-offset

Fingerprint

Dive into the research topics of 'DC-Offset rejection approaches for single-phase frequency-locked loop'. Together they form a unique fingerprint.

Cite this