An FPGA accelerator for hash tree generation in the Merkle Signature Scheme

Abdulhadi Shoufan

doi:10.1007/978-3-642-12133-3_15

An FPGA accelerator for hash tree generation in the Merkle Signature Scheme

Abdulhadi Shoufan

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

2 Scopus citations

Abstract

Merkle Signature Scheme relies on secure hash functions and is, therefore, assumed to be resistant to attacks by quantum computers. The generation of the Merkle public key, however, is highly time-consuming because of the huge number of hash operations required to set up a complete hash tree. Fortunately, setting up such trees features inherent parallelism, which may be utilized for accelerating this process using a specific hardware platform. This paper presents a flexible and efficient hardware architecture on an FPGA platform to accelerate the generation of Merkle hash trees. Timing measurements on a prototype with different parameters show a considerable performance boost compared to a similar software solution.

Original language	British English
Title of host publication	Reconfigurable Computing
Subtitle of host publication	Architectures, Tools and Applications - 6th International Symposium, ARC 2010, Proceedings
Pages	145-156
Number of pages	12
DOIs	https://doi.org/10.1007/978-3-642-12133-3_15
State	Published - 2010
Event	6th International Symposium on Applied Reconfigurable Computing, ARC 2010 - Bangkok, Thailand Duration: 17 Mar 2010 → 19 Mar 2010

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	5992 LNCS
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Conference

Conference	6th International Symposium on Applied Reconfigurable Computing, ARC 2010
Country/Territory	Thailand
City	Bangkok
Period	17/03/10 → 19/03/10

Access to Document

10.1007/978-3-642-12133-3_15

Cite this

Shoufan, A. (2010). An FPGA accelerator for hash tree generation in the Merkle Signature Scheme. In Reconfigurable Computing: Architectures, Tools and Applications - 6th International Symposium, ARC 2010, Proceedings (pp. 145-156). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 5992 LNCS). https://doi.org/10.1007/978-3-642-12133-3_15

Shoufan, Abdulhadi. / An FPGA accelerator for hash tree generation in the Merkle Signature Scheme. Reconfigurable Computing: Architectures, Tools and Applications - 6th International Symposium, ARC 2010, Proceedings. 2010. pp. 145-156 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{5e853045f8104eaf87d195f81e7fab16,

title = "An FPGA accelerator for hash tree generation in the Merkle Signature Scheme",

abstract = "Merkle Signature Scheme relies on secure hash functions and is, therefore, assumed to be resistant to attacks by quantum computers. The generation of the Merkle public key, however, is highly time-consuming because of the huge number of hash operations required to set up a complete hash tree. Fortunately, setting up such trees features inherent parallelism, which may be utilized for accelerating this process using a specific hardware platform. This paper presents a flexible and efficient hardware architecture on an FPGA platform to accelerate the generation of Merkle hash trees. Timing measurements on a prototype with different parameters show a considerable performance boost compared to a similar software solution.",

author = "Abdulhadi Shoufan",

year = "2010",

doi = "10.1007/978-3-642-12133-3_15",

language = "British English",

isbn = "3642121322",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

pages = "145--156",

booktitle = "Reconfigurable Computing",

note = "6th International Symposium on Applied Reconfigurable Computing, ARC 2010 ; Conference date: 17-03-2010 Through 19-03-2010",

}

Shoufan, A 2010, An FPGA accelerator for hash tree generation in the Merkle Signature Scheme. in Reconfigurable Computing: Architectures, Tools and Applications - 6th International Symposium, ARC 2010, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 5992 LNCS, pp. 145-156, 6th International Symposium on Applied Reconfigurable Computing, ARC 2010, Bangkok, Thailand, 17/03/10. https://doi.org/10.1007/978-3-642-12133-3_15

An FPGA accelerator for hash tree generation in the Merkle Signature Scheme. / Shoufan, Abdulhadi.
Reconfigurable Computing: Architectures, Tools and Applications - 6th International Symposium, ARC 2010, Proceedings. 2010. p. 145-156 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 5992 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An FPGA accelerator for hash tree generation in the Merkle Signature Scheme

AU - Shoufan, Abdulhadi

PY - 2010

Y1 - 2010

N2 - Merkle Signature Scheme relies on secure hash functions and is, therefore, assumed to be resistant to attacks by quantum computers. The generation of the Merkle public key, however, is highly time-consuming because of the huge number of hash operations required to set up a complete hash tree. Fortunately, setting up such trees features inherent parallelism, which may be utilized for accelerating this process using a specific hardware platform. This paper presents a flexible and efficient hardware architecture on an FPGA platform to accelerate the generation of Merkle hash trees. Timing measurements on a prototype with different parameters show a considerable performance boost compared to a similar software solution.

AB - Merkle Signature Scheme relies on secure hash functions and is, therefore, assumed to be resistant to attacks by quantum computers. The generation of the Merkle public key, however, is highly time-consuming because of the huge number of hash operations required to set up a complete hash tree. Fortunately, setting up such trees features inherent parallelism, which may be utilized for accelerating this process using a specific hardware platform. This paper presents a flexible and efficient hardware architecture on an FPGA platform to accelerate the generation of Merkle hash trees. Timing measurements on a prototype with different parameters show a considerable performance boost compared to a similar software solution.

UR - http://www.scopus.com/inward/record.url?scp=77951275502&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-12133-3_15

DO - 10.1007/978-3-642-12133-3_15

M3 - Conference contribution

AN - SCOPUS:77951275502

SN - 3642121322

SN - 9783642121326

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 145

EP - 156

BT - Reconfigurable Computing

T2 - 6th International Symposium on Applied Reconfigurable Computing, ARC 2010

Y2 - 17 March 2010 through 19 March 2010

ER -

Shoufan A. An FPGA accelerator for hash tree generation in the Merkle Signature Scheme. In Reconfigurable Computing: Architectures, Tools and Applications - 6th International Symposium, ARC 2010, Proceedings. 2010. p. 145-156. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/978-3-642-12133-3_15

An FPGA accelerator for hash tree generation in the Merkle Signature Scheme

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this