Advances in transistor timing, simulation, and optimization

Jacob Avidan, Abe Elfadel, D. F. Wong

Research output: Contribution to journalConference articlepeer-review


In circuit design, a transistor-level view has become a paramount importance for successful designs, especially in the very demanding context of high performance microprocessor design in the deep-submicron regime. In this paper this transistor level view is considered. The VLSI custom design problem is approach from the three perspectives of transistor-level static timing analysis, fast transistor-level simulation and transistor-level optimization process.

Original languageBritish English
Pages (from-to)611
Number of pages1
JournalIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
StatePublished - 1999
EventProceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-99) - San Jose, CA, USA
Duration: 7 Nov 199911 Nov 1999


Dive into the research topics of 'Advances in transistor timing, simulation, and optimization'. Together they form a unique fingerprint.

Cite this