A Type-3 PLL for Single-Phase Applications

Abdullahi Bamigbade, Vinod Khadkikar, Mohamed Al Hosani

Research output: Contribution to journalArticlepeer-review

39 Scopus citations

Abstract

This article proposes an effective solution by means of gain and phase-lead compensations to overcome the challenges of instability and slow dynamic performance exhibited by single-phase type-3 phase-locked loops (PLLs). By considering a single-phase second-order generalized integrator based type-3 PLL, a detailed design guideline is provided in choosing the PLL's parameters. Stability analysis of the designed PLL reveals that its finite gain margin causes PLL instability under severe voltage dip, while its limited phase margin results in poor dynamics. Therefore, gain compensation is carried out within a limited region such that the PLL's stability limit is not exceeded, while phase-lead compensation is employed to enhance the PLL's damping. When both modifications are incorporated within the PLL loop, the PLL's speed of estimation is improved significantly when compared with those of existing solutions applied to type-3 PLLs and the response obtained is comparable to that of a type-2 PLL. The performance evaluation of the proposed solution is carried out by experimental comparison with a standard single-phase type-3 PLL, a type-3 PLL with the amplitude normalization system, a phase feed-forward type-3 PLL, a dual-loop type-3 PLL, and a type-2 PLL.

Original languageBritish English
Article number9106750
Pages (from-to)5533-5542
Number of pages10
JournalIEEE Transactions on Industry Applications
Volume56
Issue number5
DOIs
StatePublished - 1 Sep 2020

Keywords

  • Dynamic performance
  • gain margin (GM)
  • loop filter (LF)
  • phase margin
  • phase-locked loop (PLL)
  • stability
  • steady-state error

Fingerprint

Dive into the research topics of 'A Type-3 PLL for Single-Phase Applications'. Together they form a unique fingerprint.

Cite this