Abstract
Currently, in image processing, segmentation algorithms compromise between real time video rate processing and accurate results. In this paper, we present an efficient and not recursive algorithm filter originated from Deriche filter. This algorithm is implemented in hardware by using FPGA technology. Thus, it permits video rate edge detection. In addition, the FPGA board is used as edge tracking accelerator, it allows to greatly reduce execution time by avoiding to scan the whole image. We also present the architecture of our vision system dedicated to build 3D scene every 200ms.
Original language | British English |
---|---|
Pages (from-to) | 1528-1535 |
Number of pages | 8 |
Journal | Proceedings of SPIE - The International Society for Optical Engineering |
Volume | 2094 |
DOIs | |
State | Published - 1993 |
Event | Visual Communications and Image Processing 1993 - Cambridge, MA, United States Duration: 7 Nov 1993 → 7 Nov 1993 |