A High-Speed FPGA Implementation of an RSD-Based ECC Processor

Hamad Marzouqi; Mahmoud Al-Qutayri; Khaled Salah; Dimitrios Schinianakis; Thanos Stouraitis

doi:10.1109/TVLSI.2015.2391274

A High-Speed FPGA Implementation of an RSD-Based ECC Processor

Hamad Marzouqi, Mahmoud Al-Qutayri, Khaled Salah, Dimitrios Schinianakis, Thanos Stouraitis

Computer & Communication Engineering

University of Patras

Research output: Contribution to journal › Article › peer-review

74 Scopus citations

Abstract

In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba-Ofman method to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high-throughput modular divider, which results in a short datapath for maximized frequency, are implemented. The processor supports the recommended NIST curve P256 and is based on an extended NIST reduction scheme. The proposed processor performs single-point multiplication employing points in affine coordinates in 2.26 ms and runs at a maximum frequency of 160 MHz in Xilinx Virtex 5 (XC5VLX110T) field-programmable gate array.

Original language	British English
Article number	7027194
Pages (from-to)	151-164
Number of pages	14
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	24
Issue number	1
DOIs	https://doi.org/10.1109/TVLSI.2015.2391274
State	Published - Jan 2016

Keywords

Application-specific instruction-set processor (ASIP)
elliptic curve cryptography (ECC)
field-programmable gate array (FPGA)
Karatsuba-Ofman multiplication
redundant signed digit (RSD)

Access to Document

10.1109/TVLSI.2015.2391274

Cite this

@article{28e2af7a43354c498f2a4dfe32ca3c7c,

title = "A High-Speed FPGA Implementation of an RSD-Based ECC Processor",

abstract = "In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba-Ofman method to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high-throughput modular divider, which results in a short datapath for maximized frequency, are implemented. The processor supports the recommended NIST curve P256 and is based on an extended NIST reduction scheme. The proposed processor performs single-point multiplication employing points in affine coordinates in 2.26 ms and runs at a maximum frequency of 160 MHz in Xilinx Virtex 5 (XC5VLX110T) field-programmable gate array.",

keywords = "Application-specific instruction-set processor (ASIP), elliptic curve cryptography (ECC), field-programmable gate array (FPGA), Karatsuba-Ofman multiplication, redundant signed digit (RSD)",

author = "Hamad Marzouqi and Mahmoud Al-Qutayri and Khaled Salah and Dimitrios Schinianakis and Thanos Stouraitis",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.",

year = "2016",

month = jan,

doi = "10.1109/TVLSI.2015.2391274",

language = "British English",

volume = "24",

pages = "151--164",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - A High-Speed FPGA Implementation of an RSD-Based ECC Processor

AU - Marzouqi, Hamad

AU - Al-Qutayri, Mahmoud

AU - Salah, Khaled

AU - Schinianakis, Dimitrios

AU - Stouraitis, Thanos

PY - 2016/1

Y1 - 2016/1

N2 - In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba-Ofman method to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high-throughput modular divider, which results in a short datapath for maximized frequency, are implemented. The processor supports the recommended NIST curve P256 and is based on an extended NIST reduction scheme. The proposed processor performs single-point multiplication employing points in affine coordinates in 2.26 ms and runs at a maximum frequency of 160 MHz in Xilinx Virtex 5 (XC5VLX110T) field-programmable gate array.

AB - In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba-Ofman method to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high-throughput modular divider, which results in a short datapath for maximized frequency, are implemented. The processor supports the recommended NIST curve P256 and is based on an extended NIST reduction scheme. The proposed processor performs single-point multiplication employing points in affine coordinates in 2.26 ms and runs at a maximum frequency of 160 MHz in Xilinx Virtex 5 (XC5VLX110T) field-programmable gate array.

KW - Application-specific instruction-set processor (ASIP)

KW - elliptic curve cryptography (ECC)

KW - field-programmable gate array (FPGA)

KW - Karatsuba-Ofman multiplication

KW - redundant signed digit (RSD)

UR - http://www.scopus.com/inward/record.url?scp=84922126821&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2015.2391274

DO - 10.1109/TVLSI.2015.2391274

M3 - Article

AN - SCOPUS:84922126821

SN - 1063-8210

VL - 24

SP - 151

EP - 164

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 1

M1 - 7027194

ER -

A High-Speed FPGA Implementation of an RSD-Based ECC Processor

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this