Abstract
This paper introduces an efficient computational technique for Orthogonal Frequency Division Multiplexing (OFDM) design with digital pulse shaping filters and discusses the corresponding VLSI architecture issues. In the proposed architecture a 64-point, radix-4 pipelined FFT is implemented in combination with a parallel digital pulse shaping filter architecture. By exploiting the redundancy in to the cyclic prefix part of the OFDM symbol, a significant 20% reduction of the required arithmetic operations is accomplished.
Original language | British English |
---|---|
Pages (from-to) | II125-II128 |
Journal | Proceedings - IEEE International Symposium on Circuits and Systems |
Volume | 2 |
State | Published - 2003 |
Event | Proceedings of the 2003 IEEE International Symposium on Circuits and Systems - Bangkok, Thailand Duration: 25 May 2003 → 28 May 2003 |