3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect

Solomon Micheal Serunjogi; Mihai Sanduleanu

doi:10.1007/978-3-031-70947-0_12

3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect

Solomon Micheal Serunjogi
, Mihai Sanduleanu

Electrical Engineering

New York University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

This paper presents a flash Time Domain ADC with T/H amplifier, Voltage Controlled Delay Line and Time to Digital Converter. The design is operating at 3.125 GS/s with 4.9 ENOB and a Walden figure of merit of 109 fJ/Conversion. Automatic calibration means are provided as well. For measurements purposes, an integrated memory is provided. It consumes 16.2 mW from a 1 V supply. It was realized in the 45 nm PDSOI from Global Foundries.

Original language	British English
Title of host publication	VLSI-SoC 2023
Subtitle of host publication	Innovations for Trustworthy Artificial Intelligence - 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Revised Extended Selected Papers
Editors	Ibrahim (Abe) M. Elfadel, Lutfi Albasha
Publisher	Springer Science and Business Media Deutschland GmbH
Pages	237-248
Number of pages	12
ISBN (Print)	9783031709463
DOIs	https://doi.org/10.1007/978-3-031-70947-0_12
State	Published - 2024
Event	31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2023 - Dubai, United Arab Emirates Duration: 16 Oct 2023 → 18 Oct 2023

Publication series

Name	IFIP Advances in Information and Communication Technology
Volume	680 IFIPAICT
ISSN (Print)	1868-4238
ISSN (Electronic)	1868-422X

Conference

Conference	31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2023
Country/Territory	United Arab Emirates
City	Dubai
Period	16/10/23 → 18/10/23

Keywords

Backplane interconnect
Gigabit Radio
mm-Waves
Sampler
Time-Domain ADC
Track and Hold

Access to Document

10.1007/978-3-031-70947-0_12

OpenUrl availability

Full text

Cite this

Serunjogi, S. M., & Sanduleanu, M. (2024). 3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect. In I. M. Elfadel, & L. Albasha (Eds.), VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence - 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Revised Extended Selected Papers (pp. 237-248). (IFIP Advances in Information and Communication Technology; Vol. 680 IFIPAICT). Springer Science and Business Media Deutschland GmbH. https://doi.org/10.1007/978-3-031-70947-0_12

Serunjogi, Solomon Micheal ; Sanduleanu, Mihai. / 3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect. VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence - 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Revised Extended Selected Papers. editor / Ibrahim (Abe) M. Elfadel ; Lutfi Albasha. Springer Science and Business Media Deutschland GmbH, 2024. pp. 237-248 (IFIP Advances in Information and Communication Technology).

@inproceedings{4ab79fa6ddea4d888a8136326d01715d,

title = "3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect",

abstract = "This paper presents a flash Time Domain ADC with T/H amplifier, Voltage Controlled Delay Line and Time to Digital Converter. The design is operating at 3.125 GS/s with 4.9 ENOB and a Walden figure of merit of 109 fJ/Conversion. Automatic calibration means are provided as well. For measurements purposes, an integrated memory is provided. It consumes 16.2 mW from a 1 V supply. It was realized in the 45 nm PDSOI from Global Foundries.",

keywords = "Backplane interconnect, Gigabit Radio, mm-Waves, Sampler, Time-Domain ADC, Track and Hold",

author = "Serunjogi, \{Solomon Micheal\} and Mihai Sanduleanu",

note = "Publisher Copyright: {\textcopyright} IFIP International Federation for Information Processing 2024.; 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2023 ; Conference date: 16-10-2023 Through 18-10-2023",

year = "2024",

doi = "10.1007/978-3-031-70947-0\_12",

language = "British English",

isbn = "9783031709463",

series = "IFIP Advances in Information and Communication Technology",

publisher = "Springer Science and Business Media Deutschland GmbH",

pages = "237--248",

editor = "Elfadel, \{Ibrahim (Abe) M.\} and Lutfi Albasha",

booktitle = "VLSI-SoC 2023",

address = "Germany",

}

Serunjogi, SM & Sanduleanu, M 2024, 3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect. in IM Elfadel & L Albasha (eds), VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence - 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Revised Extended Selected Papers. IFIP Advances in Information and Communication Technology, vol. 680 IFIPAICT, Springer Science and Business Media Deutschland GmbH, pp. 237-248, 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2023, Dubai, United Arab Emirates, 16/10/23. https://doi.org/10.1007/978-3-031-70947-0_12

3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect. / Serunjogi, Solomon Micheal; Sanduleanu, Mihai.
VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence - 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Revised Extended Selected Papers. ed. / Ibrahim (Abe) M. Elfadel; Lutfi Albasha. Springer Science and Business Media Deutschland GmbH, 2024. p. 237-248 (IFIP Advances in Information and Communication Technology; Vol. 680 IFIPAICT).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - 3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect

AU - Serunjogi, Solomon Micheal

AU - Sanduleanu, Mihai

N1 - Publisher Copyright: © IFIP International Federation for Information Processing 2024.

PY - 2024

Y1 - 2024

N2 - This paper presents a flash Time Domain ADC with T/H amplifier, Voltage Controlled Delay Line and Time to Digital Converter. The design is operating at 3.125 GS/s with 4.9 ENOB and a Walden figure of merit of 109 fJ/Conversion. Automatic calibration means are provided as well. For measurements purposes, an integrated memory is provided. It consumes 16.2 mW from a 1 V supply. It was realized in the 45 nm PDSOI from Global Foundries.

AB - This paper presents a flash Time Domain ADC with T/H amplifier, Voltage Controlled Delay Line and Time to Digital Converter. The design is operating at 3.125 GS/s with 4.9 ENOB and a Walden figure of merit of 109 fJ/Conversion. Automatic calibration means are provided as well. For measurements purposes, an integrated memory is provided. It consumes 16.2 mW from a 1 V supply. It was realized in the 45 nm PDSOI from Global Foundries.

KW - Backplane interconnect

KW - Gigabit Radio

KW - mm-Waves

KW - Sampler

KW - Time-Domain ADC

KW - Track and Hold

UR - https://www.scopus.com/pages/publications/85219187505

U2 - 10.1007/978-3-031-70947-0_12

DO - 10.1007/978-3-031-70947-0_12

M3 - Conference contribution

AN - SCOPUS:85219187505

SN - 9783031709463

T3 - IFIP Advances in Information and Communication Technology

SP - 237

EP - 248

BT - VLSI-SoC 2023

A2 - Elfadel, Ibrahim (Abe) M.

A2 - Albasha, Lutfi

PB - Springer Science and Business Media Deutschland GmbH

T2 - 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration - System on a Chip, VLSI-SoC 2023

Y2 - 16 October 2023 through 18 October 2023

ER -

Serunjogi SM, Sanduleanu M. 3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect. In Elfadel IM, Albasha L, editors, VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence - 31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Revised Extended Selected Papers. Springer Science and Business Media Deutschland GmbH. 2024. p. 237-248. (IFIP Advances in Information and Communication Technology). doi: 10.1007/978-3-031-70947-0_12